Methods And Devices for Reducing Program Disturb in Non-Volatile Memory Cell Arrays
Patent №
US 10,074,438
Granted
2018-09-11
Filed 2016
Owner
CYPRESS SEMICONDUCTOR CORPORATION
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
15279194
A memory device that includes a pair of non-volatile memory cells, a first memory cell including a first memory gate and a first select gate, and a second memory cell including a second memory gate and a second select gate. The first and second memory cells share a source line, and the first and second memory gates are not connected to one another.
AI classification
AI hardware0.89
Knowledge representation0.04
Natural language0.01
Machine learning0.00
Evolutionary computation0.00
Vision0.00
Speech0.00
Planning0.00
Ownership
CYPRESS SEMICONDUCTOR CORPORATION
assignment · 421700460
Assignors
GIVANT, AMICHAI
On an employer assignment, the assignors are typically the inventors.
From the same owner
SYSTEMS, METHODS, AND DEVICES FOR LOW-POWER AUDIO SIGNAL DETECTIONUS 12,626,690 · 2026OPTIMIZATION OF MEMORY USE FOR EFFICIENT NEURAL NETWORK EXECUTIONUS 12,619,378 · 2026SYSTEM AND METHOD FOR ACTIVITY CLASSIFICATIONUS 12,614,095 · 2026AUTONOMOUS ADAPTIVELY RECONFIGURABLE SYSTEMUS 12,596,396 · 2026AUDIO DISTORTION REMOVAL BASED ON A SET OF REFERENCE AUDIO SAMPLESUS 12,586,598 · 2026OPTIMIZATION OF MEMORY USE FOR EFFICIENT NEURAL NETWORK EXECUTIONUS 12,547,870 · 2026LOW COMPLEXITY SUB-BAND SPEECH ONSET DETECTION (SOD)US 12,537,021 · 2026SYSTEMS, METHODS, AND DEVICES FOR WAKEUP WORD DETECTION WITH CONTINUOUS LEARNINGUS 12,482,461 · 2025