NATIVE SUPPORT FOR EXECUTION OF GET EXPONENT, GET MANTISSSA, AND SCALE INSTRUCTIONS WITHIN A GRAPHICS PROCESSING UNIT VIA REUSE OF FUSED MULTIPLY-ADD EXECUTION UNIT HARDWARE LOGIC

Patent №

US 11,625,244

Granted

2023-04-11

Filed 2021

Owner

INTEL CORPORATION

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

17353984

Embodiments are directed to systems and methods for reuse of FMA execution unit hardware logic to provide native support for execution of get exponent, get mantissa, and/or scale instructions within a GPU. These new instructions may be used to implement branch-free emulation algorithms for mathematical functions and analytic functions (e.g., transcendental functions) by detecting and handling various special case inputs within a pre-processing stage of the FMA execution unit, which allows the main dataflow of the FMA execution unit to be bypassed for such special cases. Since special cases are handled by the FMA execution unit, library functions emulating various functions, including, but not limited to logarithm, exponential, and division operations may be implemented with significantly fewer lines of machine-level code, thereby providing improved performance for HPC applications.

AI hardwareG06F 9/3001G06F 7/5443G06F 9/30025G06T 1/20

AI classification

AI hardware1.00
Knowledge representation0.09
Machine learning0.00
Vision0.00
Natural language0.00
Speech0.00
Evolutionary computation0.00
Planning0.00

Ownership

INTEL CORPORATION

assignment · 568580132

Assignors

MU, SHUAI, ANDERSON, CRISTINA, MAIYURAN, SUBRAMANIAM

On an employer assignment, the assignors are typically the inventors.

From the same owner

© 2026 NYSGPT2525 LLC