Patent US 4,073,005

Patent №

US 4,073,005

Granted

—

Owner

—

Lab

—

AI components

hardware

Assignment

None on record

Dataset

AIPD

2023_r1 edition

Application

05435356

View graph

Two or more processors share a large main memory in which are stored the programs and data sets on which the processors operate. Each processor operates independently from every other one, and selects its tasks for operation on the basis of information contained in tables which may be updated independently by each processor.

AI hardwareG06F 9/4881

Google Patents

AI classification

AI hardware0.57

Evolutionary computation0.20

Natural language0.00

Knowledge representation0.00

Vision0.00

Machine learning0.00

Speech0.00

Planning0.00

Cited by (34)

AUTOMATED PROCESS SCHEDULING IN A COMPUTER NETWORKUS 11,792,135 · 2023 METHOD AND APPARATUS FOR FACILITATING PIPELINE THROUGHPUTUS 8,271,993 · 2012 PROCESSOR DEDICATED CODE HANDLING IN A MULTI-PROCESSOR ENVIRONMENTUS 8,219,981 · 2012 INFORMATION-PROCESSING DEVICE WITH TRANSACTION PROCESSOR FOR EXECUTING SUBSET OF INSTRUCTION SET WHERE IF TRANSACTION PROCESSOR CANNOT EFFICIENTLY EXECUTE THE INSTRUCTION IT IS SENT TO GENERAL-PURPOSE PROCESSOR VIA INTERRUPTUS 7,711,925 · 2010 METHOD,SYSTEM, AND PROGRAM FOR ALLOCATING TASKS TO A PLURALITY OF PROCESSORSUS 7,209,932 · 2007 METHOD FOR MULTIPROCESSOR COMMUNICATION WITHIN A SHARED MEMORY ARCHITECTUREUS 7,035,908 · 2006 METHOD AND APPARATUS FOR USER SIDE SCHEDULING IN A MULTIPROCESSOR OPERATING SYSTEM PROGRAM THAT IMPLEMENTS DISTRIBUTIVE SCHEDULING OF PROCESSESUS 6,195,676 · 2001 SYNCHRONIZATION METHOD FOR WORK DISTRIBUTION IN A MULTIPROCESSOR SYSTEMUS 5,951,672 · 1999 APPARATUS FOR AND METHOD OF MANAGING THE AVAILABILITY OF ITEMSUS 5,727,164 · 1998 METHOD AND APPARATUS FOR CONTROLLING THE DEFERRED EXECUTION OF USER REQUESTS IN A DATA PROCESSING SYSTEMUS 5,448,731 · 1995 METHOD AND APPARATUS FOR DYNAMIC WORK REASSIGNMENT AMONG ASYMMETRIC, COUPLED PROCESSORSUS 5,301,324 · 1994 CONTENTION HANDLING APPARATUS FOR GENERATION USER BUSY SIGNAL BY LOGICALLY SUMMING WAIT OUTPUT OF NEXT HIGHER PRIORITY USER AND ACCESS REQUESTS OF HIGHER PRIORITY USERSUS 5,301,330 · 1994 OPERATION ASSIGNMENT METHOD AND APPARATUS THEREFORUS 5,276,821 · 1994 INTELLIGENT COMPUTER INTEGRATED MAINTENANCE SYSTEM AND METHODUS 5,216,612 · 1993 MULTI-PROCESSOR COMPUTER SYSTEM HAVING [SELF-ALLOCATING PROCESSORS] PROCESS-INDEPENDENT COMMUNICATION REGISTER ADDRESSINGUS 5,159,686 · 1992 CONTROLLED DYNAMIC LOAD BALANCING FOR A MULTIPROCESSOR SYSTEMUS 5,115,505 · 1992 SHARING OF WORKSPACES IN INTERACTIVE PROCESSING USING WORKSPACE NAME TABLES FOR LINKING OF WORKSPACESUS 5,062,039 · 1991 MULTIPROCESSOR SYSTEM AND A METHOD OF LOAD BALANCING THEREOFUS 5,053,950 · 1991 MULTI-PROCESSOR COMPUTER SYSTEM HAVING SELF-ALLOCATING PROCESSORSUS 5,050,070 · 1991 APPARATUS AND METHOD FOR PROHIBITING ACCESS IN A MULTI-CACHE DATA PROCESSING SYSTEM TO DATA SIGNAL GROUPS BEING PROCESSED BY A DATA PROCESSING SUBSYSTEMUS 4,982,322 · 1991 HIERARCHY MULTI-PROCESSOR SYSTEM AND CONTROL METHOD THEREFORUS 4,945,470 · 1990 RECONFIGURABLE DUAL PROCESSOR SYSTEMUS 4,823,256 · 1989 SYSTEM FOR MULTIPROCESSOR COMMUNICATION USING LOCAL AND COMMON SEMAPHORE AND INFORMATION REGISTERSUS 4,754,398 · 1988 CO-PROCESSOR COMBINATIONUS 4,590,556 · 1986 MICROPROGRAMMED DIGITAL DATA PROCESSING SYSTEM EMPLOYING MULTI-PHASE SUBROUTINE CONTROL FOR CONCURRENTLY EXECUTING TASKSUS 4,430,707 · 1984

and 9 more

Related research

MADAR: An Address-Free ProcessorarXiv OS Scheduling Algorithms for Memory Intensive Workloads in Multi-socket Multi-core serversarXiv Heterogeneous Data-Centric Architectures for Modern Data-Intensive Applications: Case Studies in Machine Learning and DatabasesarXiv CoDLOpenAlex An intelligent scheme for assigning queriesSemantic Scholar

Full text

Google Patents