DIGITAL SIGNAL PROCESSOR WITH PARALLEL MULTIPLIERS

Patent №

US 4,771,379

Granted

1988-09-13

Filed 1986

Owner

MITSUBISHI DENKI KABUSHIKI KAISHA

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

06922031

An arithmetic operation portion 3 comprises a plurality of multipliers 311 and 312 connected directly with a memory portion 1 so that multiplication processing can be performed in parallel. As a result, the processing capacity for multiplication and addition can be increased and the throughput rate of data can be improved.

AI hardwareG06F 9/3001G06F 7/5443G06F 9/3885

AI classification

AI hardware0.66
Evolutionary computation0.15
Machine learning0.06
Natural language0.00
Vision0.00
Speech0.00
Knowledge representation0.00
Planning0.00

Ownership

MITSUBISHI DENKI KABUSHIKI KAISHA

assignment · 46240092

Assignors

ANDO, HIDEKI, NAKAYA, MASAO, KONDO, HARUFUSA

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC