CONTROLLING CACHE PREDICTIVE PREFETCHING BASED ON CACHE HIT RATIO TREND

Patent №

US 5,367,656

Granted

1994-11-22

Filed 1992

Owner

BULL HN INFORMATION SYSTEMS INC. A CORPORATION OF DE

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

07850713

In a data processing system which employs a cache memory feature, a method and exemplary special purpose apparatus for practicing the method are disclosed to lower the cache miss ratio for called operands. Recent cache misses are stored in a first in, first out miss stack, and the stored addresses are searched for displacement patterns thereamong. Any detected pattern is then employed to predict a succeeding cache miss by prefetching from main memory the signal identified by the predictive address. The apparatus for performing this task is preferably hard wired for speed purposes and includes subtraction circuits for evaluating variously displaced addresses in the miss stack and comparator circuits for determining if the outputs from at least two subtraction circuits are the same indicating a pattern yielding information which can be combined with an address in the stack to develop a predictive address. The cache miss prediction mechanism is adaptively selectively enabled by an adaptive circuit that develops a short term operand cache hit ratio history and responds to ratio improving and ratio deteriorating trends by accordingly enabling and disabling the cache miss prediction mechanism.

AI hardwareG06F 12/0862G06F 2212/6026

AI classification

AI hardware0.55
Natural language0.10
Knowledge representation0.03
Evolutionary computation0.00
Machine learning0.00
Planning0.00
Vision0.00
Speech0.00

Ownership

BULL HN INFORMATION SYSTEMS INC. A CORPORATION OF DE

assignment · 60530317

Assignors

RYAN, CHARLES P.

On an employer assignment, the assignors are typically the inventors.

From the same owner

© 2026 NYSGPT2525 LLC