PROGRAMMABLE LOGIC UNIT FOR ARITHMETIC, LOGIC AND EQUALITY FUNCTIONS

An arithmetic logic unit is disclosed herein which overcomes problems in the art discussed above. In accordance with the present invention, an ALU includes a plurality of individual programmable logic units which selectively implement arithmetic, logic, and equality comparison operations. One bit of each of two or more input signals is provided to respective ones of the logic units. One of a plurality of function signals, each of which being set equal to the truth table for a particular arithmetic, logic, or equality operation, is selectably provided to each of the logic units. Each of the logic units multiplexes the function signal provided thereto according to the particular bits of the input signals received therein to generate first and second output signals. These first and second output signals provided by each of the logic units are combined in an adder such that the resulting bit pattern represents the selected arithmetic, logic, or equality operation of the two or more input signals.