MEMORY ADDRESS TRANSLATIONS FOR PROGRAMS CODE EXECUTION/RELOCATION

Patent №

US 5,909,702

Granted

1999-06-01

Filed 1996

Owner

INTEL CORPORATION

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

08724610

A multiprocessor data processing system includes a private data bus and a private program bus coupled to each of the processors. Coupled between the private data buses is a plurality of memory banks, each of which can be dynamically switched between the processors to move blocks of data without physically transferring the data from one bank to another. Likewise, a plurality of memory banks is coupled between the program buses. These memory banks are loaded with pages of program instructions from external memory over a shared bus. Any one of the pages can be coupled to either of the processors on its respective private program bus. When the pages are coupled to the shared bus, they appear as a contiguous address space. When a page is coupled to one of the private program buses, the addressing mode is changed so that the page is mapped to a common address space. This permits the program code to be loaded into any available page, and the processors can execute the code regardless of where it has been loaded, thereby permitting easy relocatability.

AI classification

AI hardware1.00
Natural language0.05
Speech0.02
Evolutionary computation0.00
Machine learning0.00
Vision0.00
Planning0.00
Knowledge representation0.00

Ownership

INTEL CORPORATION

assignment · 96290238

Assignors

JALFON, MARC, REGENOLD, DAVID, RICCI, FRANCO, SATAGOPAN, RAMPRASAD

On an employer assignment, the assignors are typically the inventors.

From the same owner

© 2026 NYSGPT2525 LLC