METHOD FOR CONVERTING QUERIES WITH LOGICAL OPERATORS INTO FREE TEXT QUERIES

Patent №

US 6,430,552

Granted

2002-08-06

Filed 1998

Owner

VANTIS CORPORATION

+1 more

Lab

AI components

5

ml · nlp · kr · planning · hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

09220496

A method is implemented in a computerized system that provides access to a search tool capable of searching at least one stored record. The method includes determining whether a search query is a logical query by comparing each search term to a set of logical operators. If a search term is in the set of logical operators it is removed from the search query to produce a modified search query. The modified search query is then passed to a search engine.

Machine learning Natural language Knowledge representation Planning AI hardwareG06F 16/242G06F 16/3332Y10S 707/99932Y10S 707/99933

AI classification

Natural language1.00

AI hardware0.97

Machine learning0.96

Planning0.95

Knowledge representation0.94

Evolutionary computation0.01

Speech0.00

Vision0.00

Ownership

VANTIS CORPORATION

assignment · 96910957

MICROSOFT CORPORATION

assignment · 97890089

Assignors

SCHMIDT, CHRISTOPHER O.

On an employer assignment, the assignors are typically the inventors.

From the same owner

PROGRAMMABLE OPTIMIZED-DISTRIBUTION LOGIC ALLOCATOR FOR A HIGH-DENSITY COMPLEX PLDUS 6,753,696 · 2004 EEPROM CELL WITH TUNNELING ACROSS ENTIRE SEPARATED CHANNELSUS 6,404,006 · 2002 VARIABLE GRAIN ARCHITECTURE FOR FPGA INTEGRATED CIRCUITSUS 6,380,759 · 2002 INVERSION OF PRODUCT TERM LINE BEFORE OR LOGIC IN A PROGRAMMABLE LOGIC DEVICE (PLD)US 6,326,808 · 2001 METHOD OF FABRICATING PROGRAMMING AND ERASING A DUAL POCKET TWOSIDED PROGRAM/ERASE NON-VOLATILE MEMORY CELLUS 6,282,123 · 2001 SYMMETICAL, EXTENDED AND FAST DIRECT CONNECTIONS BETWEEN VARIABLE GRAIN BLOCKS IN FPGA INTEGRATED CIRCUITSUS 6,275,064 · 2001 METHODS FOR CONFIGURING FPGA'S HAVING VARIABLE GRAIN BLOCKS AND SHARED LOGIC FOR PROVIDING SYMMETRIC ROUTING OF RESULT OUTPUT TO DIFFERENTLY-DIRECTED AND TRISTATEABLE INTERCONNECT RESOURCESUS 6,204,686 · 2001 FPGA INTEGRATED CIRCUIT HAVING EMBEDDED SRAM MEMORY BLOCKS AND INTERCONNECT CHANNEL FOR BROADCASTING ADDRESS AND CONTROL SIGNALSUS 6,181,163 · 2001

Full text

Google Patents

44B

Welcome.

This panel sticks with you. Pick anything below and it opens right beside it, so you can dig through 60,000-plus records without ever losing your spot here.

Travel 44B

LibraryPapers, policy, standards, statute LabsEvery organization building AI ModelsIntelligence, price, and speed BenchmarksThe evaluation catalog IncidentsAI failures and harms SearchOne field across everything DashboardThe state of AI accountability in NY 44B RegistryThe Art. 44-B compliance portal