SLEEP STATE TRANSITIONING

Patent №

US 6,571,333

Granted

2003-05-27

Filed 1999

Owner

INTEL CORPORATION

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

09434973

A system has a processor with multiple states, including an awake state and a sleep state, a memory subsystem including a memory controller and memory devices, and a second memory. The system uses software in the second memory to initialize the memory controller upon a transition from a sleep state to an awake state. The system detects a wake event trigger, and in response to the wake event trigger, executes software stored in the second memory to initialize the memory controller, and then executes software out of the first memory after the initialization.

AI hardwareG06F 1/3203G06F 1/3237G06F 1/3287G06F 9/4418Y02D 10/00

AI classification

AI hardware0.75
Planning0.00
Evolutionary computation0.00
Natural language0.00
Vision0.00
Speech0.00
Knowledge representation0.00
Machine learning0.00

Ownership

INTEL CORPORATION

assignment · 103760457

Assignors

CHO, SUNG-SOO, JAIN, SATCHIT

On an employer assignment, the assignors are typically the inventors.

From the same owner

© 2026 NYSGPT2525 LLC