METHOD AND COMPUTER PROGRAM PRODUCT FOR GLOBAL MINIMIZATION OF SIGN-EXTENSION AND ZERO-EXTENSION OPERATIONS

Patent №

US 6,571,387

Granted

2003-05-27

Filed 2000

Owner

SILICON GRAPHICS, INC.

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

09499745

A method and computer program product, within an optimizing compiler, for the global minimization of sign-extension and zero-extension operations in generated code during compilation. The method and computer program product allows, for example, 64-bit compilers targeting the Intel IA64 architecture to improve their SPECint benchmarks by reducing the number of sign-extension and zero-extension operations in the global and intra-procedural scope, thus, speeding up the execution of the compiled program.

AI classification

AI hardware1.00
Natural language0.47
Knowledge representation0.10
Machine learning0.03
Planning0.00
Speech0.00
Evolutionary computation0.00
Vision0.00

Ownership

SILICON GRAPHICS, INC.

assignment · 108790790

Assignors

CHOW, FREDERICK, LO, RAYMOND

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC