Patent US 6,609,230

A method for functional verification of a digital circuit design in a hardware description language, using a multi-level test bench template to drive the design and to check the design's behavior. Wild cards in the design and in the test bench template are used to provide constraints. A hybrid analysis process is applied as well as symbolic analysis, exhaustive simulation and pseudo-random simulation. A similar method is also used for functional coverage analysis in functional verification.