METHOD FOR ADDING REDUNDANT VIAS ON VLSI CHIPS

A method is shown which replaces single vias with redundant vias on candidate signals on a semiconductor integrated circuit chip. Where limited space prevents such replacement on more than one signal wire, the method assigns priority to the via through which more current must flow to charge or discharge capacitance. This prioritization reduces the magnitude of delay anomalies arising from vias containing process related resistance defects.