FAST COMPUTATION OF OVERFLOW FLAG IN A BIT MANIPULATION UNIT

Patent №

US 6,819,971

Granted

2004-11-16

Filed 2000

Owner

LUCENT TECHNOLOGIES INC.

Lab

AI components

2

evo · hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

09602555

A bit manipulation unit (BMU) scales and formats data and includes fast computation of the overflow flag. For fast computation the BMU's overflow flag is computed based on the input data and the shift amount. The overflow flag is calculated separately as either a LMVleft for an arithmetic shift left operation or LMVright for an arithmetic shift right operation. For an arithmetic shift left operation, LMVleft may be computed by first adding one plus the number of guard bits in the input data to the shift amount, and then detecting the number of redundant sign bits. For an arithmetic shift right operation, LMVright may be computed by checking the input redundant sign bits plus the right shift amount. By computing the overflow flag separately as LMVleft and LMVright for arithmetic left and right shifts, respectively, the overflow flag LMV is determined in parallel with the barrel shift operation and so does not depend on the result from the barrel shift operation. Consequently, an advantage of employing this technique in a BMU may be a relative reduction in the time necessary for a BMU to calculate the overflow flag.

Evolutionary computationAI hardwareG06F 5/01G06F 5/015G06F 7/4991G06F 7/49921

AI classification

AI hardware0.74
Evolutionary computation0.53
Speech0.00
Planning0.00
Vision0.00
Natural language0.00
Knowledge representation0.00
Machine learning0.00

Ownership

LUCENT TECHNOLOGIES INC.

assignment · 109170088

Assignors

ALIDINA, MAZHAR M., GOLDOVSKY, ALEXANDER

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC