COMPUTER ARCHITECTURE WITH CACHING OF HISTORY COUNTERS FOR DYNAMIC PAGE PLACEMENT

Patent №

US 6,839,739

Granted

2005-01-04

Filed 1999

Owner

HEWLETT-PACKARD COMPANY

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

09246479

A multi-processor system using distributed memory is provided with a cache of history counters located within each memory controller. Each entry of the cache of history counters represents one page in memory that has the potential to increase system performance by migrating or replicating to other memory locations. The cache of history counters permits creating histories of local memory accesses by remote processors for purposes of dynamic page placement.

AI hardwareG06F 12/122G06F 12/0813G06F 2212/2542

AI classification

AI hardware0.97
Evolutionary computation0.04
Knowledge representation0.00
Machine learning0.00
Natural language0.00
Planning0.00
Vision0.00
Speech0.00

Ownership

HEWLETT-PACKARD COMPANY

assignment · 99760695

Assignors

WILSON, KENNETH MARK

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC