Patent №
US 6,898,699
Granted
2005-05-24
Filed 2001
Owner
INTEL CORPORATION
Lab
—
AI components
2
planning · hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
10029128
An apparatus for storing predicted return addresses of instructions being executed by a pipelined processor, the apparatus includes a two part return address buffer that includes a speculative return address buffer and a committed return address buffer, both of which having multiple entries that may include predicted return addresses that have been pushed onto the return buffer.
AI classification
Planning1.00
AI hardware0.53
Natural language0.00
Evolutionary computation0.00
Knowledge representation0.00
Machine learning0.00
Speech0.00
Vision0.00
Ownership
INTEL CORPORATION
assignment · 127860124
Assignors
JOURDAN, STEPHAN J., MILLER, JOHN ALAN, JAISIMHA, NAMRATHA
On an employer assignment, the assignors are typically the inventors.
From the same owner
DYNAMIC INCLUSIVE AND NON-INCLUSIVE CACHING POLICYUS 12,693,977 · 2026RECOGNITION, REIDENTIFICATION AND SECURITY ENHANCEMENTS USING AUTONOMOUS MACHINESUS 12,694,657 · 2026DEPTH AND MOTION ESTIMATIONS IN MACHINE LEARNING ENVIRONMENTSUS 12,694,659 · 2026Apparatus, device, method and computer program for an autonomously acting machine or a computer systemUS 12,686,127 · 2026Multi-tile Memory Management for Detecting Cross Tile Access Providing Multi-Tile Inference Scaling and Providing Page MigrationUS 12,688,146 · 2026Generating Pretrained Sparse Student Model for Transfer LearningUS 12,688,422 · 2026OUT-OF-DISTRIBUTION DETECTION USING A NEURAL NETWORKUS 12,688,676 · 2026METHODS AND APPARATUS TO DETECT A REGION OF INTEREST BASED ON VARIABLE RATE SHADINGUS 12,689,741 · 2026