Patent №
US 6,985,012
Granted
2006-01-10
Filed 2004
Owner
EASIC CORPORATION
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
10927470
A logic array may include an array of programmable cells having a multiplicity of inputs and a multiplicity of outputs and customized interconnections providing permanent direct interconnections among at least a plurality of the multiplicity of inputs and at least a plurality of the multiplicity of outputs.
AI hardwareH10D 84/90G06F 30/34H03K 19/1732H03K 19/17728H03K 19/17736H03K 19/1774H03K 19/17764H03K 19/1778+1 more
AI classification
AI hardware1.00
Evolutionary computation0.05
Machine learning0.00
Knowledge representation0.00
Natural language0.00
Planning0.00
Speech0.00
Vision0.00
Ownership
EASIC CORPORATION
assignment · 157450130
Assignors
OR-BACH, ZVI
On an employer assignment, the assignors are typically the inventors.
From the same owner
ARCHITECTURAL FLOORPLAN FOR A STRUCTURED ASIC MANUFACTURED ON A 28 NM CMOS PROCESS LITHOGRAPHIC NODE OR SMALLERUS 9,024,657 · 2015VIA-CONFIGURABLE HIGH-PERFORMANCE LOGIC BLOCK ARCHITECTUREUS 8,735,857 · 2014MICROCONTROLLER CONTROLLED OR DIRECT MODE CONTROLLED NETWORK-FABRIC ON A STRUCTURED ASICUS 8,677,306 · 2014PROGRAMMABLE VIAS FOR STRUCTURED ASICSUS 8,339,844 · 2012CONFIGURABLE WRITE POLICY IN A MEMORY SYSTEMUS 8,040,739 · 2011SINGLE VIA STRUCTURED IC DEVICEUS 7,759,971 · 2010INTEGRATED CIRCUIT COMMUNICATION TECHNIQUESUS 7,439,773 · 2008CUSTOMIZABLE AND PROGRAMMABLE CELL ARRAYUS 6,989,687 · 2006