INTERRUPT PRIORITY CONTROL WITHIN A NESTED INTERRUPT SYSTEM

Patent №

US 7,206,884

Granted

2007-04-17

Filed 2004

Owner

ARM LIMITED

Lab

AI components

1

kr

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

10775334

A data processing system 2 having a nested interrupt controller 24 supports nested active interrupts. The priority levels associated with different interrupts are alterable (possibly programmable) whilst the system is running. In order to prevent problems associated with priority inversions within nested interrupts, the nested interrupt controller when considering whether a pending interrupt should pre-empt existing active interrupts, compares the priority of the pending interrupt with the highest priority of any of the currently active interrupts that are nested together.

AI classification

Knowledge representation0.93
Planning0.01
AI hardware0.01
Natural language0.00
Speech0.00
Machine learning0.00
Vision0.00
Evolutionary computation0.00

Ownership

ARM LIMITED

assignment · 161320187

Assignors

KIMELMAN, PAUL, FIELD, IAN, GRISENTHWAITE, RICHARD ROY

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC