Patent №
US 7,398,487
Granted
2008-07-08
Filed 2005
Owner
XILINX, INC.
Lab
—
AI components
1
planning
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
11205528
A method and apparatus for a CPLD-structured ASIC. Circuit blocks associated with a programmed portion of a CPLD are configured to preserve timing associated with instantiation of a circuit design in the programmed portion of the CPLD. The circuit blocks have predetermined placement information obtained from the CPLD, and the placement information is used to locate CPLD-structured ASIC cells associated with the circuit blocks.
PlanningG06F 30/34
AI classification
Planning0.65
AI hardware0.46
Machine learning0.01
Knowledge representation0.01
Evolutionary computation0.00
Natural language0.00
Speech0.00
Vision0.00
Ownership
XILINX, INC.
assignment · 168980402
Assignors
LIEN, SCOTT TE-SHENG
On an employer assignment, the assignors are typically the inventors.
From the same owner
MULTIPLE LOCALLY STORED ARTIFICIAL NEURAL NETWORK COMPUTATIONSUS 12,657,463 · 2026INSTRUCTION PRUNING FOR NEURAL NETWORKSUS 12,645,914 · 2026CONTROLLERS IN DATA PROCESSING ENGINE COLUMNSUS 12,639,256 · 2026EXPLOITING LEARNED SALIENCY TO OPTIMIZE MACHINE LEARNING TRAININGUS 12,639,616 · 2026PROGRAMMABLE NON-LINEAR ACTIVATION ENGINE FOR NEURAL NETWORK ACCELERATIONUS 12,619,870 · 2026WEIGHT SPARSITY IN DATA PROCESSING ENGINESUS 12,555,036 · 2026HARDWARE ACCELERATION OF MACHINE LEARNING DESIGNSUS 12,511,460 · 2025Network Interface DeviceUS 12,506,798 · 2025