METHOD FOR CONVERTING PIPELINE STALLS CAUSED BY INSTRUCTIONS WITH LONG LATENCY MEMORY ACCESSES TO PIPELINE FLUSHES IN A MULTITHREADED PROCESSOR

Patent №

US 7,401,211

Granted

2008-07-15

Filed 2000

Owner

INTEL CORPORATION

Lab

AI components

2

planning · hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

09751762

In a multi-threaded processor, a long latency data dependent thread is flushed from the execution pipelines. Once the stalled thread is flushed, the non-stalling threads in the pipeline can continue their execution. Several resources are used to reduce this unwanted impact of stalls on the non-stalling threads. Also, these resources ensure that the earlier stalled thread, now flushed, is re-executed when the data dependency is resolved.

AI classification

AI hardware1.00
Planning0.77
Natural language0.20
Knowledge representation0.00
Machine learning0.00
Evolutionary computation0.00
Speech0.00
Vision0.00

Ownership

INTEL CORPORATION

assignment · 117200255

Assignors

KOTTAPALLI, SAILESH, WALTERSCHEIDT, UDO

On an employer assignment, the assignors are typically the inventors.

From the same owner

© 2026 NYSGPT2525 LLC