Patent №
US 7,448,010
Granted
2008-11-04
Filed 2004
Owner
CADENCE DESIGN SYSTEMS, INC.
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
10903976
A method for implementing virtual metal fill includes inserting metal fill data into a layout record based on one or more rules, extracting capacitance from the layout record to create a capacitance network, and reducing the capacitance network.
AI classification
AI hardware0.86
Speech0.01
Natural language0.01
Vision0.01
Knowledge representation0.00
Machine learning0.00
Evolutionary computation0.00
Planning0.00
Ownership
CADENCE DESIGN SYSTEMS, INC.
assignment · 156460306
Assignors
LENAHAN, TERRENCE A., CHIANG, KUANG-WEI, WANG, JUE, LEGAL REPRESENTATIVE FOR KUANG-WEI CHIANG
On an employer assignment, the assignors are typically the inventors.
From the same owner
METHOD, PRODUCT, AND SYSTEM FOR A SEQUENCE GENERATION ECOSYSTEM USING MACHINE LEARNINGUS 12,242,784 · 2025System, Method, and Computer Program Product for Optimization-Based Printed Circuit Board DesignUS 12,223,248 · 2025System and Method for Creating a High-Level Parameter Relational Data Model for Memory Configurability SolutionsUS 12,182,020 · 2024METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR CHARACTERIZING AN ELECTRONIC CIRCUIT USING MODEL ORDER REDUCTION-BASED ENVELOPE FOURIER TECHNIQUESUS 12,141,233 · 2024METHOD, PRODUCT, AND SYSTEM FOR UNIVERSAL VERIFICATION METHODOLOGY (UVM) SEQUENCE SELECTION USING MACHINE LEARNINGUS 12,141,512 · 2024SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR ANALOG AND MIX-SIGNAL CIRCUIT PLACEMENTUS 12,045,730 · 2024METHOD, PRODUCT, AND SYSTEM FOR PROTOCOL STATE GRAPH NEURAL NETWORK EXPLORATIONUS 12,038,477 · 2024SYSTEM AND METHOD FOR INTELLIGENT INTENT RECOGNITION BASED ELECTRONIC DESIGNUS 11,941,334 · 2024