ERROR DETECTION AND CORRECTION IN A CAM

Patent №

US 7,526,709

Granted

2009-04-28

Filed 2006

Owner

Lab

AI components

1

hardware

Assignment

None on record

Dataset

AIPD

2023_r1 edition

Application

11473309

An error detection and correction circuit is connected to at least one memory bank of a CAM device. During background processing (i.e., when the CAM is not performing reading, writing or searching functions) the error detection and correction circuit tests all of the CAM locations that it is connected to in sequence. If an error is detected, the error detection and correction circuit rewrites the CAM location with the correct data. Multiple error correction and detection circuits can be used in the CAM device to test multiple CAM locations simultaneously.

AI hardwareG11C 15/00G06F 11/1064G11C 29/00

AI classification

AI hardware0.81
Planning0.17
Natural language0.01
Evolutionary computation0.00
Knowledge representation0.00
Machine learning0.00
Vision0.00
Speech0.00
© 2026 NYSGPT2525 LLC