PACKET-ORIENTED COMMUNICATION IN RECONFIGURABLE CIRCUIT(S)

Patent №

US 7,568,064

Granted

2009-07-28

Filed 2006

Owner

M200

+1 more

Lab

—

AI components

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

11358338

View graph

A reconfigurable circuit having communication resources configured to facilitate selective packet-oriented communications among reconfigurable resources is described herein.

AI hardwareH03K 19/17736G06F 15/7867H04L 47/10H04L 47/39H04L 49/15H04L 49/3009

Google Patents

AI classification

AI hardware0.95

Machine learning0.34

Evolutionary computation0.17

Natural language0.02

Knowledge representation0.01

Speech0.00

Vision0.00

Planning0.00

Ownership

M200

assignment · 176020853

M2000

assignment · 180140211

Assignors

REBLEWSKI, FREDERIC, DOUADY, CESAR, REBLEWSKI, FREDERIC, DOUADY, CESAR

On an employer assignment, the assignors are typically the inventors.

Cited by (26)

FPGA-EFFICIENT DIRECTIONAL TWO-DIMENSIONAL ROUTERUS 11,677,662 · 2023 SHORTCUT ROUTING ON SEGMENTED DIRECTIONAL TORUS INTERCONNECTION NETWORKSUS 11,223,573 · 2022 MULTICAST MESSAGE DELIVERY USING A DIRECTIONAL TWO-DIMENSIONAL ROUTER AND NETWORKUS 10,911,352 · 2021 COMPOSING CORES AND FPGAS AT MASSIVE SCALE WITH DIRECTIONAL, TWO DIMENSIONAL ROUTERS AND INTERCONNECTION NETWORKSUS 10,587,534 · 2020 CONNECTING DIVERSE CLIENT CORES USING A DIRECTIONAL TWO-DIMENSIONAL ROUTER AND NETWORKUS 10,419,338 · 2019 DIRECTIONAL TWO-DIMENSIONAL ROUTER AND INTERCONNECTION NETWORK FOR FIELD PROGRAMMABLE GATE ARRAYS, AND OTHER CIRCUITS AND APPLICATIONS OF THE ROUTER AND NETWORKUS 10,116,557 · 2018 ENHANCED COMPUTER PROCESSOR AND MEMORY MANAGEMENT ARCHITECTUREUS 9,514,069 · 2016 EMULATING A COMPUTER RUN TIME ENVIRONMENTUS 8,494,833 · 2013 A NETWORK ON CHIP WITH A LOW LATENCY, HIGH BANDWIDTH APPLICATION MESSAGING INTERCONNECTUS 8,490,110 · 2013 NETWORK ON CHIP THAT MAINTAINS CACHE COHERENCY WITH INVALIDATION MESSAGESUS 8,473,667 · 2013 NETWORK ON CHIP WITH AN I/O ACCELERATORUS 8,438,578 · 2013 MEMORY MANAGEMENT AMONG LEVELS OF CACHE IN A MEMORY HIERARCHYUS 8,423,715 · 2013 Network On ChipUS 8,392,664 · 2013 SOFTWARE PIPELINING ON A NETWORK ON CHIPUS 8,261,025 · 2012 ADMINISTERING NON-CACHEABLE MEMORY LOAD INSTRUCTIONSUS 8,230,179 · 2012 CONTEXT SWITCHING IN A NETWORK ON CHIP BY THREAD SAVING AND RESTORING POINTERS TO MEMORY ARRAYS CONTAINING VALID MESSAGE DATAUS 8,214,845 · 2012 NETWORK ON CHIP WITH CACHING RESTRICTIONS FOR PAGES OF COMPUTER MEMORYUS 8,195,884 · 2012 BRANCH PREDICTION TECHNIQUE UISNG INSTRUCTION FOR RESETTING RESULT TABLE POINTERUS 8,078,850 · 2011 GRAPHICS RENDERING ON A NETWORK ON CHIPUS 8,018,466 · 2011 DYNAMIC VIRTUAL SOFTWARE PIPELINING ON A NETWORK ON CHIPUS 8,020,168 · 2011 NETWORK ON CHIP THAT MAINTAINS CACHE COHERENCY WITH INVALIDATE COMMANDSUS 8,010,750 · 2011 NETWORK ON CHIP WITH LOW LATENCY, HIGH BANDWIDTH APPLICATION MESSAGING INTERCONNECTS THAT ABSTRACT HARDWARE INTER-THREAD DATA COMMUNICATIONS INTO AN ARCHITECTED STATE OF A PROCESSORUS 7,991,978 · 2011 MONITORING SOFTWARE PIPELINE PERFORMANCE ON A NETWORK ON CHIPUS 7,958,340 · 2011 NETWORK ON CHIP THAT MAINTAINS CACHE COHERENCY WITH INVALIDATE COMMANDSUS 7,917,703 · 2011 NETWORK ON CHIP WITH A LOW LATENCY, HIGH BANDWIDTH APPLICATION MESSAGING INTERCONNECTUS 7,913,010 · 2011

and 1 more

Related research

Reconfigurable Application-Specific Photonic Integrated CircuitsOpenAlex Scalable control techniques for automated configuration of programmable photonic circuitsOpenAlex Crosstalk-Computing-Based Gate-Level Reconfigurable CircuitsOpenAlex Large-Scale Reconfigurable Integrated Circuits for Wideband Analog Photonic ComputingOpenAlex Programmable and Reconfigurable Photonic Integrated CircuitsOpenAlex

Full text

Google Patents