CACHE EVICTION

Patent №

US 7,568,072

Granted

2009-07-28

Filed 2006

Owner

ARM LIMITED

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

11513352

A method and data processing apparatus comprise a cache having a plurality of data entries; an eviction buffer comprising an information portion and a data portion; and eviction logic to transfer information associated with a first of the plurality of data entries from the cache to the information portion and to determine, with reference to the information, whether the first of the plurality of data entries should be written to a memory by examining the information. If it is determined that the data entry should be written to the memory, the eviction logic (1) transfers the information from the eviction buffer to a bus coupled with the memory, (2)transfers data of the first of the plurality of data entries from the cache to a data portion of the eviction buffer, (3) transfers information associated with a second of the plurality of data entries from the cache to the associated portion of the eviction buffer such that the data stored by the data portion of the eviction buffer corresponds to the first of the plurality of data entries and the information stored by the data portion of the eviction buffer corresponds to the second of the plurality of data entries, and (4) transfers the data stored by the data portion of the eviction buffer to the bus. This approach provides a low-power, high performance technique for handling eviction requests.

AI hardwareG06F 12/0804G06F 12/0859Y02D 10/00

AI classification

AI hardware0.83
Planning0.28
Knowledge representation0.00
Machine learning0.00
Natural language0.00
Evolutionary computation0.00
Speech0.00
Vision0.00

Ownership

ARM LIMITED

assignment · 185040228

Assignors

BEGON, FLORENT, LUC, PHILIPPE, CHARRA, ELODIE, CHAUSSADE, NICOLAS

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC