PARALLEL PARITY CHECKING FOR CONTENT ADDRESSABLE MEMORY AND TERNARY CONTENT ADDRESSABLE MEMORY
Patent №
US 7,571,371
Granted
2009-08-04
Filed 2005
Owner
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
11207387
Methods and arrangements for parallel parity checking for content addressable memory and ternary content addressable memory during compare cycles are disclosed. Further, methods and arrangements for remedying storage bit corruption are also disclosed.
AI hardwareG06F 11/1064
AI classification
AI hardware1.00
Machine learning0.06
Natural language0.02
Vision0.00
Knowledge representation0.00
Evolutionary computation0.00
Planning0.00
Speech0.00
Ownership
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
assignment · 169090692
Assignors
WICKERAAD, JOHN
On an employer assignment, the assignors are typically the inventors.
From the same owner
DOCUMENT-OCCLUDING ARTIFACT REMOVALUS 12,694,491 · 2026Private Display for Head Mountable Device AuthenticationUS 12,688,274 · 2026RECONFIGURABLE COMPUTING FABRIC FOR MACHINE LEARNING PROCESSINGUS 12,688,461 · 2026Visibility of FramesUS 12,681,566 · 2026GESTURES FOR SWITCHING AUDIO ENDPOINTSUS 12,681,679 · 2026Near-Field Communication OverlayUS 12,684,323 · 2026TRACKING OBJECTS WITH OBSCURED OBJECT DETERMINATION BASED ON PROXIMITY OF BOUNDING SHAPES AND RELATIVE MOTION OF OBJECTS, AND BOUNDING SHAPE ESTIMATIONUS 12,670,602 · 2026AUDIO SIGNALS OUTPUTUS 12,671,931 · 2026