OPTIMIZED SWITCHING METHOD

Patent №

US 7,590,791

Granted

2009-09-15

Filed 2008

Owner

INTERNET MACHINES CORP.

+1 more

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

12196025

There is disclosed a bus optimization technique. Pursuant to the bus optimization technique, the output buffer and output logic are removed from port units of a switch and are included with a control matrix in the switch. Data units received in a first port unit of a plurality of port units are provided to a control matrix. The control matrix evaluates when to send the data unit to a second port unit. No output decisions are made in the second port unit.

AI hardwareG06F 13/4022G06F 2213/0026

AI classification

AI hardware0.63
Knowledge representation0.01
Natural language0.00
Planning0.00
Machine learning0.00
Vision0.00
Speech0.00
Evolutionary computation0.00

Ownership

INTERNET MACHINES CORP.

assignment · 218090210

TOPSIDE RESEARCH, LLC

assignment · 218090636

Assignors

STEWART, HEATH, HAYWOOD, CHRIS, DE LA GARRIGUE, MICHAEL, SHAIKLI, NADIM, WONG, KEN, VUONG, BAO, REINER, THOMAS, RAPPOPORT, ADAM

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC