METHOD AND SYSTEM FOR AUTOMATIC GENERATION OF PROCESSOR DATAPATHS USING INSTRUCTION SET ARCHITECTURE IMPLEMENTING MEANS

Patent №

US 7,590,964

Granted

2009-09-15

Filed 2005

Owner

TENSILICA, INC.

Lab

AI components

2

planning · hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

11313231

Systems and method for automatically generating a set of shared processor datapaths from the description of the behavior of one or more ISA operations is presented. The operations may include, for example, the standard operations of a processor necessary to support an application language such as C or C++ on the ISA. Such operations, for example, may represent a configurable processor ISA. The operations may also include one or more extension operations defined by one or more designers. Thus, a description of the behaviors of the various standard and/or extension operations that compose the ISA of an instance of a standard or configurable processor is used to automatically generate a set of shared processor datapaths that implement the behavior of those operations. In addition, certain aspects may take one or more operations as well as one or more input semantics and either re-implement the input semantics automatically, or combine the input semantics with each other or with one or more other operations to automatically generate a new set of shared processor datapaths.

PlanningAI hardwareG06F 30/327G06F 2115/10

AI classification

AI hardware1.00
Planning0.98
Knowledge representation0.09
Natural language0.02
Evolutionary computation0.01
Vision0.00
Machine learning0.00
Speech0.00

Ownership

TENSILICA, INC.

assignment · 172430542

Assignors

PETKOV, DARIN STAMENOV, GOODWIN, DAVID WILLIAM, MAYDAN, DROR ELIEZER

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC