Patent №
US 7,804,504
Granted
2010-09-28
Filed 2005
Owner
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
Lab
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
11302962
A method for manufacturing an integrated circuit is described. The integrated circuit comprises a plurality of tiles, each tile comprising a processor and a switch coupled to neighboring tiles to form a network of tiles. The method includes identifying at least one tile that includes a fault, and forming data paths through one or more tiles to preserve communication in the network.
AI hardwareG06F 15/8007G06F 9/30123G06F 9/30189G06F 9/3851G06F 13/28G06F 15/17381G06F 15/7867G06F 15/80+4 more
AI classification
AI hardware0.95
Evolutionary computation0.07
Machine learning0.02
Planning0.02
Knowledge representation0.00
Natural language0.00
Speech0.00
Vision0.00
Ownership
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
assignment · 177000892
Assignors
AGARWAL, ANANT
On an employer assignment, the assignors are typically the inventors.
From the same owner
Radio-Frequency Photonic Architecture for Deep Neural Networks, Signal Processing, and ComputingUS 12,688,407 · 2026SYSTEMS AND METHODS FOR SCALABLE CONTROL OF SPIN QUANTUM MEMORIESUS 12,688,451 · 2026Real-time Photorealistic 3D Holography With Deep Neural NetworksUS 12,681,431 · 2026COMPACT PIEZOELECTRIC PHOTONIC CRYSTAL MODULATORUS 12,663,664 · 2026SYSTEM AND METHOD OF CONDITIONAL NEURAL FLOORPLANS FOR STATIC-DYNAMIC DISENTANGLEMENTUS 12,664,750 · 2026QUANTUM SOURCE CODING WITH A QUANTUM SORTING NETWORKUS 12,645,430 · 2026SYSTEMS AND METHODS FOR EFFICIENT DATASET DISTILLATION USING NON-DETERMINISTIC FEATURE APPROXIMATIONUS 12,646,295 · 2026COMBINING GENERATIVE ALIGNERS AND TRANSITION-BASED PARSERSUS 12,639,554 · 2026