MAINTAINING INSTRUCTION COHERENCY IN A TRANSLATION-BASED COMPUTER SYSTEM ARCHITECTURE

Methods and systems for maintaining instruction coherency in a translation-based computer system architecture are described. A translation coherence cache memory can be used to store a memory page reference that identifies a memory page. The cache memory also stores a permission bit corresponding to the memory page reference. The permission bit indicates whether the memory page comprises code that has been translated into another form.