TRANSACTIONAL MEMORY IN OUT-OF-ORDER PROCESSORS WITH XABORT HAVING IMMEDIATE ARGUMENT
Patent №
US 8,301,849
Granted
2012-10-30
Filed 2009
Owner
INTEL CORPORATION
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
12646781
Methods, systems, and apparatuses to provide an XABORT in a transactional memory access system are described. In one embodiment, the stored value is a context value indicating the context in which a transactional memory execution was aborted. A fallback handler may use the context value to perform a series of operations particular to the context in which the abort occurred.
AI classification
AI hardware0.95
Planning0.36
Natural language0.01
Knowledge representation0.01
Machine learning0.00
Evolutionary computation0.00
Speech0.00
Vision0.00
Ownership
INTEL CORPORATION
assignment · 242870573
Assignors
RAJWAR, RAVI, DIXON, MARTIN G., LAI, KONRAD K.
On an employer assignment, the assignors are typically the inventors.
From the same owner
DYNAMIC INCLUSIVE AND NON-INCLUSIVE CACHING POLICYUS 12,693,977 · 2026RECOGNITION, REIDENTIFICATION AND SECURITY ENHANCEMENTS USING AUTONOMOUS MACHINESUS 12,694,657 · 2026DEPTH AND MOTION ESTIMATIONS IN MACHINE LEARNING ENVIRONMENTSUS 12,694,659 · 2026Apparatus, device, method and computer program for an autonomously acting machine or a computer systemUS 12,686,127 · 2026Multi-tile Memory Management for Detecting Cross Tile Access Providing Multi-Tile Inference Scaling and Providing Page MigrationUS 12,688,146 · 2026Generating Pretrained Sparse Student Model for Transfer LearningUS 12,688,422 · 2026OUT-OF-DISTRIBUTION DETECTION USING A NEURAL NETWORKUS 12,688,676 · 2026METHODS AND APPARATUS TO DETECT A REGION OF INTEREST BASED ON VARIABLE RATE SHADINGUS 12,689,741 · 2026