Patent №
US 8,326,592
Granted
2012-12-04
Filed 2008
Owner
CADENCE DESIGN SYSTEMS, INC.
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
12340670
Disclosed is a method and system for providing an improved and flexible approach for handling models of hardware and software designs for verification activities. The semantics of the software and hardware are mapped to allow correct interfacing between the hardware and software models. This allows designers to more efficiently and accurately perform hardware/software co-verification.
AI classification
AI hardware1.00
Planning0.35
Speech0.21
Machine learning0.04
Evolutionary computation0.02
Knowledge representation0.02
Natural language0.01
Vision0.00
Ownership
CADENCE DESIGN SYSTEMS, INC.
assignment · 220110317
Assignors
MCMILLAN, KENNETH
On an employer assignment, the assignors are typically the inventors.
From the same owner
METHOD, PRODUCT, AND SYSTEM FOR A SEQUENCE GENERATION ECOSYSTEM USING MACHINE LEARNINGUS 12,242,784 · 2025System, Method, and Computer Program Product for Optimization-Based Printed Circuit Board DesignUS 12,223,248 · 2025System and Method for Creating a High-Level Parameter Relational Data Model for Memory Configurability SolutionsUS 12,182,020 · 2024METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR CHARACTERIZING AN ELECTRONIC CIRCUIT USING MODEL ORDER REDUCTION-BASED ENVELOPE FOURIER TECHNIQUESUS 12,141,233 · 2024METHOD, PRODUCT, AND SYSTEM FOR UNIVERSAL VERIFICATION METHODOLOGY (UVM) SEQUENCE SELECTION USING MACHINE LEARNINGUS 12,141,512 · 2024SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR ANALOG AND MIX-SIGNAL CIRCUIT PLACEMENTUS 12,045,730 · 2024METHOD, PRODUCT, AND SYSTEM FOR PROTOCOL STATE GRAPH NEURAL NETWORK EXPLORATIONUS 12,038,477 · 2024SYSTEM AND METHOD FOR INTELLIGENT INTENT RECOGNITION BASED ELECTRONIC DESIGNUS 11,941,334 · 2024