Patent №
US 8,937,491
Granted
2015-01-20
Filed 2012
Owner
XILINX, INC.
Lab
—
AI components
2
ml · hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
13677971
An apparatus includes an integrated circuit with a clock network in an array of circuit blocks. The clock network includes routing tracks, distribution spines, and clock leaves. The routing tracks and the distribution spines are bidirectional.
AI classification
Machine learning0.94
AI hardware0.55
Knowledge representation0.05
Evolutionary computation0.00
Vision0.00
Planning0.00
Natural language0.00
Speech0.00
Ownership
XILINX, INC.
assignment · 293090059
Assignors
GAIDE, BRIAN C., YOUNG, STEVEN P., BAUER, TREVOR J., ONDRIS, ROBERT M., GAITONDE, DINESH D.
On an employer assignment, the assignors are typically the inventors.
From the same owner
MULTIPLE LOCALLY STORED ARTIFICIAL NEURAL NETWORK COMPUTATIONSUS 12,657,463 · 2026INSTRUCTION PRUNING FOR NEURAL NETWORKSUS 12,645,914 · 2026CONTROLLERS IN DATA PROCESSING ENGINE COLUMNSUS 12,639,256 · 2026EXPLOITING LEARNED SALIENCY TO OPTIMIZE MACHINE LEARNING TRAININGUS 12,639,616 · 2026PROGRAMMABLE NON-LINEAR ACTIVATION ENGINE FOR NEURAL NETWORK ACCELERATIONUS 12,619,870 · 2026WEIGHT SPARSITY IN DATA PROCESSING ENGINESUS 12,555,036 · 2026HARDWARE ACCELERATION OF MACHINE LEARNING DESIGNSUS 12,511,460 · 2025Network Interface DeviceUS 12,506,798 · 2025