CODE DESIGN AND HIGH-THROUGHPUT DECODER ARCHITECTURE FOR LAYERED DECODING OF A LOW-DENSITY PARITY-CHECK CODE

Patent №

US 9,490,845

Granted

2016-11-08

Filed 2014

Owner

INFINERA CORPORATION

Lab

AI components

2

kr · hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

14323635

A low-density parity-check (LDPC) decoder may receive LDPC coded data. The LDPC decoder may perform a decoding iteration associated with decoding the LDPC coded data. The decoding iteration may be performed by processing a group of layers. Each layer may include a corresponding set of check node elements, and may be processed by causing each check node element, of the set of check node elements corresponding to the layer, to update a set of variable node elements, connected to the check node element and associated with the LDPC coded data, based on a check node function associated with the check node element. The decoding iteration may be performed such that each layer is processed in parallel, and such that each check node element updates the corresponding set of variable node elements in parallel. The LDPC decoder may provide a result of performing the decoding iteration.

Knowledge representationAI hardwareH03M 13/1128H03M 13/1134H03M 13/114H03M 13/1154H03M 13/116H04L 1/005H04L 1/0051H04L 1/0057

AI classification

AI hardware1.00
Knowledge representation0.81
Machine learning0.20
Vision0.01
Natural language0.01
Evolutionary computation0.00
Speech0.00
Planning0.00

Ownership

INFINERA CORPORATION

assignment · 332410313

Assignors

KARIMI, MEHDI, SUN, HAN, WU, YUEJIAN, PRINGLE, SCOTT G., THOMSON, SANDY

On an employer assignment, the assignors are typically the inventors.

From the same owner

© 2026 NYSGPT2525 LLC