Multiprocessor Having Runtime Adjustable Clock and Clock Dependent Power Supply

Patent №

US 9,552,047

Granted

2017-01-24

Filed 2014

Owner

PACT XPP SCHWEIZ AG

Lab

—

AI components

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

14219945

A multiprocessor that that provides for adjusting the clock frequency for at least some data processing units at runtime and a voltage supply adapted to supply higher supply voltages for data processing at higher clock frequencies.

AI hardwareG06F 1/324G06F 1/206G06F 1/3296Y02D 10/00

Google Patents

AI classification

AI hardware0.99

Evolutionary computation0.13

Knowledge representation0.09

Machine learning0.04

Planning0.00

Natural language0.00

Vision0.00

Speech0.00

Ownership

PACT XPP SCHWEIZ AG

namechg · 571380374

From the same owner

PROCESSOR HAVING A PROGRAMMABLE FUNCTION UNITUS 10,885,996 · 2021 Array Processor Having a Segmented Bus SystemUS 9,626,325 · 2017 CHIP INCLUDING MEMORY ELEMENT STORING HIGHER LEVEL MEMORY DATA ON A PAGE BY PAGE BASISUS 9,436,631 · 2016 RECONFIGURABLE ELEMENTSUS 8,686,549 · 2014 LOGIC CELL ARRAY AND BUS SYSTEMUS 8,471,593 · 2013

Cites (133)

LOGICAL CELL ARRAY AND BUS SYSTEMUS 9,047,440 · 2015 Circuit for and method of providing a floating-point adderUS 8,463,835 · 2013 DATA PROCESSING METHOD AND DEVICEUS 8,156,284 · 2012 MULTI-CORE PROCESSING SYSTEMUS 7,928,763 · 2011 METHODS AND DEVICES FOR TREATING AND/OR PROCESSING DATAUS 7,581,076 · 2009 METHOD FOR DEBUGGING RECONFIGURABLE ARCHITECTURESUS 7,266,725 · 2007 METHOD FOR TRANSLATING PROGRAMS FOR RECONFIGURABLE ARCHITECTURESUS 7,210,129 · 2007 RUN-AHEAD PROGRAM EXECUTION WITH VALUE PREDICTIONUS 7,188,234 · 2007 ADAPTIVE POWER CONTROLUS 7,100,061 · 2006 AUTOMATED PROCESSOR GENERATION SYSTEM FOR DESIGNING A CONFIGURABLE PROCESSOR AND METHOD FOR THE SAMEUS 7,036,106 · 2006 REAL TIME DSP LOAD MANAGEMENT SYSTEMUS 6,925,641 · 2005 A TIGHTLY COUPLED AND SCALABLE MEMORY AND EXECUTION UNIT ARCHITECTUREUS 6,895,452 · 2005 ADAPTIVE SCHEDULING OF FUNCTION CALLS IN DYNAMIC RECONFIGURABLE LOGICUS 6,871,341 · 2005 CONTROLLING VLIW INSTRUCTION OPERATIONS SUPPLY TO FUNCTIONAL UNITS USING SWITCHES BASED ON CONDITION HEAD FIELDUS 6,865,662 · 2005 DEPENDENCY CHECKING FOR RECONFIGURABLE LOGICUS 6,799,265 · 2004 ABSTRACTION OF CONFIGURABLE PROCESSOR FUNCTIONALITY FOR OPERATING SYSTEMS PORTABILITYUS 6,763,327 · 2004 METHOD FOR DETERMINING AN OPTIMAL PARTITIONING OF DATA AMONG SEVERAL MEMORIESUS 6,757,892 · 2004 METHOD FOR COMPILING HIGH LEVEL PROGRAMMING LANGUAGESUS 6,708,325 · 2004 SOFTWARE SANITY MONITORUS 6,665,758 · 2003 RECONFIGURABLE PROGRAMMABLE LOGIC DEVICE COMPUTER SYSTEMUS 6,658,564 · 2003 MULTI-SCALE PROGRAMMABLE ARRAYUS 6,633,181 · 2003 INFORMATION PROCESSING APPARATUS PROVIDED WITH AN OPTIMIZED EXECUTABLE INSTRUCTION EXTRACTING UNIT FOR EXTENDING COMPRESSED INSTRUCTIONSUS 6,587,939 · 2003 MULTIPROCESSOR COMPUTER SYSTEM WITH SECTORED CACHE LINE MECHANISM FOR CACHE INTERVENTIONUS 6,571,322 · 2003 DEVICES AND METHODS WITH PROGRAMMABLE LOGIC AND DIGITAL SIGNAL PROCESSING REGIONSUS 6,538,470 · 2003 RECONFIGURABLE SIMD COPROCESSOR ARCHITECTURE FOR SUM OF ABSOLUTE DIFFERENCES AND SYMMETRIC FILTERING(SCALABLEMAC ENGINE FOR IMAGE PROCESSING)US 6,526,430 · 2003

and 108 more

Cited by (6)

DEPTH CONCATENATION USING A MATRIX COMPUTATION UNITUS 10,896,367 · 2021 PROCESSOR HAVING A PROGRAMMABLE FUNCTION UNITUS 10,885,996 · 2021 DEPTH CONCATENATION USING A MATRIX COMPUTATION UNITUS 10,699,182 · 2020 CIRCUIT FOR AND METHOD OF PROVIDING A PROGRAMMABLE CONNECTOR OF AN INTEGRATED CIRCUIT DEVICEUS 10,528,513 · 2020 SOFTWARE STACK AND PROGRAMMING FOR DPU OPERATIONS

Related research

Machine Learning-Based Processor Adaptability Targeting Energy, Performance, and ReliabilitySemantic Scholar Investigating the Influence of Process Variability on Asymmetric Multicore ProcessorsOpenAlex Power Management for Multicore Processors via Heterogeneous Voltage Regulation and Machine Learning Enabled AdaptationSemantic Scholar Temporally plastic photonic processor for real-time adaptive computingOpenAlex A Machine Learning Pipeline Stage for Adaptive Frequency AdjustmentarXiv

Full text

Google Patents