MEMORY ERASE MANAGEMENT

Patent №

US 10,114,743

Granted

2018-10-30

Filed 2016

Owner

SANDISK TECHNOLOGIES INC.

+1 more

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

15092236

A device includes a memory and a controller coupled to the memory. The controller is configured to maintain a first address translation table associated with the memory and a second address translation table associated with the memory. The controller is further configured to receive a command to erase the memory. The controller is further configured to switch an indicator of an active address translation table from the first address translation table to the second address translation table in response to receiving the command.

AI hardwareG06F 12/0246G06F 3/0611G06F 3/0652G06F 3/0659G06F 3/0665G06F 3/0679G06F 11/1048G06F 11/1068+11 more

AI classification

AI hardware0.64
Natural language0.03
Planning0.03
Evolutionary computation0.01
Knowledge representation0.00
Machine learning0.00
Vision0.00
Speech0.00

Ownership

SANDISK TECHNOLOGIES INC.

assignment · 382090309

WESTERN DIGITAL TECHNOLOGIES, INC.

assignment · 419290315

Assignors

HELLER, TAL, GARFUNKEL, ASAF, OSHINSKY, HADAS, DUZLY, YACOV, SHAHARABANY, AMIR, HAHN, JUDAH GAMLIEL

On an employer assignment, the assignors are typically the inventors.

From the same owner

© 2026 NYSGPT2525 LLC