LARGE CLUSTER PERSISTENCE DURING PLACEMENT OPTIMIZATION OF INTEGRATED CIRCUIT DESIGNS

Patent №

US 10,140,409

Granted

2018-11-27

Filed 2016

Owner

INTERNATIONAL BUSINESS MACHINES CORPORATION

Lab

IBM Research

AI components

planning

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

15234685

The disclosed herein relates to method for persistence during placement optimization of an integrated circuit design. The method comprises performing cluster operation by grouping of a plurality of cells into a plurality of mobs. The method further comprises performing a spreading operation by moving the plurality of mobs and the plurality of cells simultaneously to optimize empty space of the integrated circuit design.

PlanningG06F 30/392G06F 30/398G06F 30/30G06F 30/327G06F 30/33G06F 30/39

Google Patents

AI classification

Planning0.94

Knowledge representation0.03

Natural language0.01

AI hardware0.01

Machine learning0.00

Vision0.00

Speech0.00

Evolutionary computation0.00

Ownership

INTERNATIONAL BUSINESS MACHINES CORPORATION

assignment · 394100886

Assignors

KIM, MYUNG-CHUL, RAMJI, SHYAM, VILLARRUBIA, PAUL G., VISWANATHAN, NATARAJAN

On an employer assignment, the assignors are typically the inventors.

From the same owner

METRIC LEARNING PREDICTION OF SIMULATION PARAMETERSUS 12,691,869 · 2026 DETERMINATION AND ALLEVIATION OF ROOT CAUSES FOR EMISSION OF POLLUTANTS FROM VEHICLESUS 12,693,686 · 2026 TRAINING AND USING A SENTIMENT MACHINE LEARNING MODULE TO RECEIVE AS INPUT HAPTIC METRIC VALUES TO DETERMINE A SENTIMENT SCORE FOR TEXT TO PROVIDE TO AN INTERACTIVE PROGRAMUS 12,693,779 · 2026 DOMAIN-SPECIFICITY PREDICTION FOR NATURAL LANGUAGE PROCESSINGUS 12,694,208 · 2026 USER INTERFACE AUTOMATION USING NATURAL LANGUAGEUS 12,694,222 · 2026 NATURAL LANGUAGE DATA GENERATION USING AUTOMATED KNOWLEDGE DISTILLATION TECHNIQUESUS 12,694,236 · 2026 NEURAL NETWORK SYSTEMS FOR ABSTRACT REASONINGUS 12,694,281 · 2026 ACCELERATING INFERENCE OF NEURAL NETWORK MODELS VIA DYNAMIC EARLY EXITSUS 12,694,283 · 2026

Cites (27)

METHODS FOR CONSTRUCTION AND OPTIMIZATION OF A CLOCK TREE PLAN FOR REDUCED POWER CONSUMPTIONUS 9,135,375 · 2015 METHOD AND APPARATUS FOR AUTOMATIC RELATIVE PLACEMENT GENERATION FOR CLOCK TREESUS 8,984,467 · 2015 STRUCTURED PLACEMENT OF LATCHES/FLIP-FLOPS TO MINIMIZE CLOCK POWER IN HIGH-PERFORMANCE DESIGNSUS 8,954,912 · 2015 METHODS, SYSTEMS, AND ARTICLES OF MANUFACTURE FOR IMPLEMENTING PHYSICAL DESIGN DECOMPOSITION WITH CUSTOM CONNECTIVITYUS 8,918,751 · 2014 LATCH CLUSTERING WITH PROXIMITY TO LOCAL CLOCK BUFFERSUS 8,677,299 · 2014 DATAPATH PLACEMENT USING TIERED ASSIGNMENTUS 8,589,848 · 2013 LATCH CLUSTERING WITH PROXIMITY TO LOCAL CLOCK BUFFERSUS 8,458,634 · 2013 Digital Netlist Partitioning System For Faster Circuit Reverse-EngineeringUS 8,413,085 · 2013 METHODS AND SYSTEMS FOR PLACEMENT AND ROUTINGUS 8,332,793 · 2012 CONVERGED LARGE BLOCK AND STRUCTURED SYNTHESIS FOR HIGH PERFORMANCE MICROPROCESSOR DESIGNSUS 8,271,920 · 2012 CONTROL SET CONSTRAINT DRIVEN FORCE DIRECTED ANALYTICAL PLACER FOR PROGRAMMABLE INTEGRATED CIRCUITSUS 8,230,377 · 2012 GLOBAL PLACEMENT LEGALIZATION FOR COMPLEX PACKING RULESUS 8,219,957 · 2012 LATCH PLACEMENT FOR HIGH PERFORMANCE AND LOW POWER CIRCUITSUS 7,549,137 · 2009 METHOD FOR SUCCESSIVE PLACEMENT BASED REFINEMENT OF A GENERALIZED COST FUNCTIONUS 7,076,755 · 2006 PLACING CELLS OF AN IC DESIGN USING PARTITION PRECONDITIONINGUS 6,951,003 · 2005 AUTOMATIC PARTS PLACEMENT SYSTEM, METHOD, AND MEDIUMUS 6,560,505 · 2003 CELL PLACEMENT REPRESENTATION AND TRANSPOSITION FOR INTEGRATED CIRCUIT PHYSICAL DESIGN AUTOMATION SYSTEMUS 6,155,725 · 2000 CREATING OPTIMIZED PHYSICAL IMPLEMENTATIONS FROM HIGH-LEVEL DESCRIPTIONS OF ELECTRONIC DESIGN USING PLACEMENT BASED INFORMATION.US 6,145,117 · 2000 WIRE LENGTH MINIMIZATION APPARATUS AND METHODUS 6,122,443 · 2000 METHOD OF CELL PLACEMENT FOR AN INTEGRATED CIRCUIT CHIP COMPRISING CHAOTIC PLACEMENT AND MOVING WINDOWSUS 5,903,461 · 1999 CELL PLACEMENT ALTERATION APPARATUS FOR INTEGRATED CIRCUIT CHIP PHYSI CAL DESIGN AUTOMATION SYSTEMUS 5,793,644 · 1998 PHYSICAL DESIGN AUTOMATION SYSTEM AND METHOD USING HIERARCHICAL CLUSTERIZATION AND PLACEMENT IMPROVEMENT BASED ON COMPLETE RE-PLACEMENT OF CELL CLUSTERSUS 5,661,663 · 1997 METHOD OF CELL PLACEMENT FOR AN INTEGRATED CIRCUIT CHIP COMPRISING CHAOTIC PLACEMENT AND CELL OVERLAP REMOVALUS 5,619,419 · 1997 INTEGRATED CIRCUIT CELL PLACEMENT USING OPTIMIZATION-DRIVEN CLUSTERINGUS 5,566,078 · 1996 PARTIAL CROSSBAR INTERCONNECT ARCHITECTURE FOR RECONFIGURABLY CONNECTING MULTIPLE REPROGRAMMABLE LOGIC DEVICES IN A LOGIC EMULATION SYSTEMUS 5,448,496 · 1995

and 2 more

Related research

Placement Optimization via PPA-Directed Graph ClusteringSemantic Scholar A Novel Genetic Algorithm for I/O Pad Planning Retaining Former Cell PositionsSemantic Scholar Supervised Machine-Learning Approach for the Optimal Arrangement of Active Hotspots in 3-D Integrated CircuitsSemantic Scholar TA3D: Timing-Aware 3D IC Partitioning and Placement by Optimizing the Critical PathSemantic Scholar HiePlace: Efficient Hierarchical PCB PlacementOpenAlex

Full text

Google Patents