Patent US 4,386,403

Patent №

US 4,386,403

Granted

—

Owner

—

Lab

—

AI components

hardware

Assignment

None on record

Dataset

AIPD

2023_r1 edition

Application

06108911

View graph

A system and method for analysis of circuits which include a large number of circuit elements. Blocks of circuitry which define logical circuit functions such as gates and latches are set up as macromodels. Each macromodel need be represented in its full detail only once. Means are provided to recognize latency, or quiescence, of macromodels so that time may be saved in the circuit analysis when a macromodel is latent.

AI hardwareG06F 30/367

Google Patents

AI classification

AI hardware1.00

Planning0.25

Machine learning0.10

Vision0.01

Knowledge representation0.00

Natural language0.00

Speech0.00

Evolutionary computation0.00

Cited by (34)

ENHANCED SEQUENTIAL METHOD FOR SOLVING PRESSURE/FLOW NETWORK PARAMETERS IN A REAL-TIME DISTRIBUTED INDUSTRIAL PROCESS SIMULATION SYSTEMUS 9,052,703 · 2015 SYSTEM AND METHOD OF GENERATING EQUATION-LEVEL DIAGNOSTIC ERROR MESSAGES FOR USE IN CIRCUIT SIMULATIONUS 8,892,416 · 2014 CONVERIFICATION SYSTEM AND METHODUS 6,389,379 · 2002 TIMING-INSENSITIVE GLITCH-FREE LOGIC SYSTEM AND METHODUS 6,321,366 · 2001 CIRCUIT SIMULATION WITH IMPROVED CIRCUIT PARTITIONINGUS 6,311,146 · 2001 SIMULATION SERVER SYSTEM AND METHODUS 6,134,516 · 2000 MEMORY SIMULATION SYSTEM AND METHODUS 6,026,230 · 2000 SIMULATION/EMULATION SYSTEM AND METHODUS 6,009,256 · 1999 METHOD AND APPARATUS FOR CONFIGURABLE MEMORY EMULATIONUS 5,970,240 · 1999 EMULATION SYSTEM WITH TIME-MULTIPLEXED INTERCONNECTUS 5,960,191 · 1999 METHOD AND APPARATUS FOR A TRACE BUFFER IN AN EMULATION SYSTEMUS 5,884,066 · 1999 PARALLEL HIERARCHICAL TIMING CORRECTIONUS 5,877,965 · 1999 METHOD AND SYSTEM FOR ANALYSIS AND EVALUATION OF SEMICONDUCTOR CIRCUIT PERFORMANCE CHARACTERISTICUS 5,694,052 · 1997 ROUTING METHODS FOR USE IN A LOGIC EMULATION SYSTEMUS 5,657,241 · 1997 HARDWARE LOGIC EMULATION SYSTEM CAPABLE OF PROBING INTERNAL NODES IN A CIRCUIT DESIGN UNDERGOING EMULATIONUS 5,644,515 · 1997 HARDWARE LOGIC EMULATION SYSTEM WITH MEMORY CAPABILITYUS 5,612,891 · 1997 RULE STRUCTURE FOR INSERTION OF NEW ELEMENTS IN A CIRCUIT DESIGN SYNTHESIS PROCEDUREUS 5,452,226 · 1995 HIERARCHICALLY CONNECTED RECONFIGURABLE LOGIC ASSEMBLYUS 5,452,231 · 1995 PARTIAL CROSSBAR INTERCONNECT ARCHITECTURE FOR RECONFIGURABLY CONNECTING MULTIPLE REPROGRAMMABLE LOGIC DEVICES IN A LOGIC EMULATION SYSTEMUS 5,448,496 · 1995 RECONFIGURABLE HARDWARE EMULATION SYSTEMUS 5,329,470 · 1994 DATA BASE ACCESS MECHANISM FOR RULES UTILIZED BY A SYNTHESIS PROCEDURE FOR LOGIC CIRCUIT DESIGNUS 5,267,175 · 1993 E-BEAM CONTROL DATA COMPACTION SYSTEM AND METHODUS 5,251,140 · 1993 BITWISE IMPLEMENTATION MECHANISM FOR A CIRCUIT DESIGN SYNTHESIS PROCEDUREUS 5,222,029 · 1993 PROCEDURE AND DATA STRUCTURE FOR SYNTHESIS AND TRANSFORMATION OF LOGIC CIRCUIT DESIGNSUS 5,212,650 · 1993 RULE STRUCTURE IN A PROCEDURE FOR SYNTHESIS OF LOGIC CIRCUITSUS 5,175,696 · 1992

and 9 more

Related research

Semi-Recursive Convolution Schemes for Macromodeling of Time-Invariant Linear CircuitsOpenAlex A unified black‐box macro model for analog circuit based on artificial neural networkSemantic Scholar Complexity Horizons of Compressed Models in Analog Circuit AnalysisarXiv MMM: Machine Learning-Based Macro-Modeling for Linear Analog ICs and ADC/DACsSemantic Scholar Data-driven circuits modelsOpenAlex

Full text

Google Patents