METHOD AND APPARATUS FOR IMPLEMENTING AN ALGORITHM ASSOCIATED WITH STORED INFORMATION

Patent №

US 4,607,331

Granted

1986-08-19

Filed 1983

Owner

MOTOROLA, INC., SCHAUMBURG, IL A CORP. OF DE

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

06494157

A circuit and method for implementing a predetermined data replacement algorithm associated with a fast, low capacity cache, such as least recently used (LRU), which is fast and which minimizes circuitry is provided. A latch stores the present status of the replacement algorithm, and an address control signal indicates which one of n sets of stored information in the cache has been most recently accessed, where n is an integer. The predetermined algorithm is implemented by a predetermined permutation table stored in a translator which provides an output signal in response to both the present status of the replacement algorithm and the address control signal. The output signal indicates which one of the n sets of stored information in the cache may be replaced with new information.

AI classification

AI hardware0.99
Knowledge representation0.04
Evolutionary computation0.00
Speech0.00
Machine learning0.00
Natural language0.00
Vision0.00
Planning0.00

Ownership

MOTOROLA, INC., SCHAUMBURG, IL A CORP. OF DE

assignment · 41300972

Assignors

GOODRICH, EDGAR R. JR., KRAFT, DOUGLAS R.

On an employer assignment, the assignors are typically the inventors.

From the same owner

© 2026 NYSGPT2525 LLC