LEVEL CONVERTER CIRCUIT

Herein disclosed is a circuit for converting the logic amplitude of an ECL by logically amplifying a TTL or CMOS so that no substantial dc current flows in the steady state. The level converting circuit comprises: a level-shift circuit for generating a first output with a small level-shift and a second output with a larger level-shift than said first output; a CMOS circuit including a PMOS transistor having its gate fed with said first output, and an nMOS transistor having its gate fed with said second output; and a current switch for giving output levels to turn on said PMOS transistor and off said nMOS transistor at its high level and to turn on said PMOS transistor and off said nMOS transistor at its low level.