FLOATING-POINT SYSTOLIC ARRAY INCLUDING SERIAL PROCESSORS

Patent №

US 4,872,133

Granted

1989-10-03

Filed 1988

Owner

MOTOROLA, INC., A CORP. OF DE

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

07157682

A systolic array including chips having interface and timing and control circuitry and a plurality of processing elements. Each of the processing elements includes a floating-point serial processor and a plurality of data storage registers. The data storage registers in all of the elements communicate through a gridwork of data buses and all data registers and processing elements are programmed through a global bus. Software is simplified because algorithms are implemented directly in the new architecture.

AI hardwareG06F 15/8046G06F 7/483G06F 2207/3892

AI classification

AI hardware1.00
Machine learning0.02
Vision0.00
Evolutionary computation0.00
Natural language0.00
Speech0.00
Knowledge representation0.00
Planning0.00

Ownership

MOTOROLA, INC., A CORP. OF DE

assignment · 48770180

Assignors

LEELAND, STEVEN B.

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC