METHOD AND ARCHITECTURE FOR ACCELERATED PROGRAMMATION OF UNIFORM DATA INTO AN ELECTRICALLY PROGRAMMABLE MEMORY

Patent №

US 5,457,651

Granted

1995-10-10

Filed 1994

Owner

SGS-THOMSON MICROELECTRONICS, S.A.

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

08177116

A method for the programming of a data element in an electrically programmable memory in integrated circuit form comprising a data input/output bus, an address bus, a register for the control of instruction sequencing modes and an enable signal (/OE), said signal enabling the data output bus in an active state. When the control register receives a uniform programming instruction, it sends a uniform programming sequencing mode signal so that an inactive state of the enable signal triggers the programming of the data element at a memory address present in the address bus and so that the active state of the enable signal triggers the stopping of the programming operation. Also disclosed is an electrically programmable memory in integrated circuit form, implementing a method such as this. The disclosure can be applied to electrically programmable memories.

AI hardwareG11C 16/10G11C 29/14G11C 29/16G11C 29/36G11C 29/48

AI classification

AI hardware0.99
Vision0.00
Evolutionary computation0.00
Natural language0.00
Machine learning0.00
Planning0.00
Knowledge representation0.00
Speech0.00

Ownership

SGS-THOMSON MICROELECTRONICS, S.A.

correct · 74000595

© 2026 NYSGPT2525 LLC