Patent US 5,659,780

A pipelined SIMD-systolic array processor and its methods, mainly comprising a number of processing elements constructed as array architecture, multiport memory, registers, multiplexers, and controller, wherein the registers and multiplexers are connected for transferring data between the multiport memory and processing elements, the methods thereof uses a way which combines both broadcasting and systolic structures for transferring data into and out each processing element, and moreover, the method uses the controller to manipulate data transferring and the operation of each processing element for various functions; the array processor can have a faster processing speed and, through using a multiport memory, each processing element requires only a small amount of storage, and therefore, the array processor can use memory in a more efficient way.