Patent №
US 5,752,274
Granted
1998-05-12
Filed 1994
Owner
CYRIX CORPORATION
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
08336030
An address translation unit is disclosed employing a direct-mapped translation lookaside buffer and a relatively small, associative victim translation lookaside buffer for translating linear addresses to physical addresses expediently and avoiding thrashing, without requiring large amounts of hardware and space.
AI classification
AI hardware0.54
Speech0.03
Planning0.03
Machine learning0.02
Natural language0.00
Vision0.00
Knowledge representation0.00
Evolutionary computation0.00
Ownership
CYRIX CORPORATION
assignment · 72280014
Assignors
GARIBAY, RAUL A., JR., QUATTROMANI, MARC A., BEARD, DOUGLAS
On an employer assignment, the assignors are typically the inventors.
From the same owner
METHOD AND APPARATUS FOR PERFORMING MATHEMATICAL FUNCTIONS USING POLYNOMIAL APPROXIMATION AND A RECTANGULAR ASPECT RATIO MULTIPLIERUS RE39385 · 2006MISALIGNED WRITE HANDLING IN A MICROPROCESSOR WITH WRITE BUFFERUS 6,219,773 · 2001METHOD AND APPARATUS FOR DIAGNOSIS AND DEBUGGING OF A MICROPROCESSOR USING ALTERNATE DESTINATIONS IN RESPONSE TO DEBUG EXCEPTIONSUS 6,205,560 · 2001DETECTING SELF-MODIFYING CODE IN A PIPELINED PROCESSOR WITH BRANCH PROCESSING BY COMPARING LATCHED STORE ADDRESS TO SUBSEQUENT TARGET ADDRESSUS 5,996,071 · 1999MICROPROCESSOR HAVING COMBINED SHIFT AND ROTATE CIRCUITUS 5,961,575 · 1999OPTIMIZED ENVIRONMENT FOR VIRTUALIZING PHYSICAL SUBSUBSYSTEMS INDEPENDENT OF THE OPERATING SYSTEMUS 5,864,705 · 1999NDIRTY CACHE LINE LOOKAHEADUS 5,860,105 · 1999DEBUGGING A PROCESSOR USING DATA OUTPUT DURING IDLE BUS CYCLESUS 5,838,897 · 1998