BEHAVIORAL LANGUAGE MODELS FOR TESTING AND VERIFICATION OF DIGITAL ELECTRONIC CIRCUITS

A behavioral language-based methodology for the verification and testing of digital circuit designs. An automated or interactive simulation verification system can be used in accordance with the methodology to verify a digital circuit on inexpensive, simple digital circuit simulators, using behavioral languages, and achieve certain performance features found only on more costly, complex simulators.