MINIMIZING LOGIC BY RESOLVING "DON'T CARE" OUTPUT VALUES IN A FINITE STATE MACHINE

Patent №

US 6,074,428

Granted

2000-06-13

Filed 1994

Owner

HEWLETT-PACKARD COMPANY

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

08325765

Logic which implements an output encoded finite state machine is reduced by resolving "don't care" output values. Specifically, in order to generate logic for a finite state machine, input is received from a user. The input specifies states of the finite state machine, transition conditions between states and output values for each state. For example, a graphical user interface receives from the user a graphic portrayal of a state diagram. At least one output value is unspecified for at least one state. Logic for a finite state machine is generated from the user inputs. The generation includes, for each output of the finite state machine, generating an output flip-flop which stores the output. Values are assigned to unspecified output values. The assigned values are selected so that each state can be uniquely identified by current values stored by the output flip-flops and a minimum of additional flip-flops. For example, the assignment is done by determining a number of times output values between two states are identical for every combination of values for the unspecified output values. The combination of values which results in a minimum number of times output values between two states are identical is the combination of values assigned to the unspecified output values.

AI classification

AI hardware0.98
Evolutionary computation0.12
Vision0.08
Knowledge representation0.04
Planning0.00
Machine learning0.00
Natural language0.00
Speech0.00

Ownership

HEWLETT-PACKARD COMPANY

assignment · 73910245

Assignors

PETLER, SCOTT C.

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC