APPARATUS AND METHOD FOR DETECTION AND RECOVERY FROM STRUCTURAL STALLS IN A MULTI-LEVEL NON-BLOCKING CACHE SYSTEM
Patent №
US 6,148,372
Granted
2000-11-14
Filed 1998
Owner
SUN MICROSYSTEMS, INC.
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
09009954
A multi-level cache and method for operation thereof is presented for processing multiple cache system accesses simultaneously. The cache includes a first non-blocking cache receiving data access requests from a device in a processor, and a first miss queue storing entries corresponding to data access requests not serviced by the first non-blocking cache. A second non-blocking cache is provided and receives data access requests from the first miss queue, and a second miss queue stores entries corresponding to data access requests not serviced by the second non-blocking cache. A first arbiter arbitrates between two or more access requests to the first non-blocking cache. A second arbiter can be provided to arbitrate between two or more access requests to the second non-blocking cache. The arbiter is capable of determining if an anticipatory stall signal should be asserted if any of the cache resources, such as a queuing structure, is becoming overloaded. Under such conditions, the arbiter anticipatorily asserts the stall signal to cut-off new cache access requests from the front-end of the processor. The arbiter then dynamically reprioritizes the pending access requests to the cache so that the overflow condition can be eliminated and normal operation can resume. The arbiter anticipatorily de-asserts the stall signal to the processor so that normal operations can resume.
AI classification
Ownership
SUN MICROSYSTEMS, INC.
assignment · 91420129
Assignors
MEHROTRA, SHARAD, WONG, MICHELLE L.
On an employer assignment, the assignors are typically the inventors.