COMBINED INSTRUCTION AND ADDRESS CACHING SYSTEM USING INDEPENDENT BUSSES

A microprocessor and a data processor therefor which have separate data and instruction buses, and wherein a data address and an instruction address are output over a single address bus in a time-shared manner, thereby allowing a data access and an instruction access to be pipelined without the need for separate address buses between the microprocessor and caches holding data and instructions.