SELECTIVE ENABLING OF DATAPATHS IN SIMD PROCESSOR FOR PROCESSING NON-INTEGRAL MULTIPLE ARRAY DATA IN PLURAL LOOPS

Patent №

US 6,732,253

Granted

2004-05-04

Filed 2000

Owner

CHIPWRIGHTS DESIGN, INC.

+1 more

Lab

AI components

1

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

09711556

A method of controlling the enabling of processor datapaths in a SIMD processor during a loop processing operation is described. The information used by the method includes an allocation between the data items and a memory, a size of the array, and a number of remaining parallel passes of the datapaths in the loop processing operation. A computer instruction is also provided, which includes a loop handling instruction that specifies the enabling of one of a plurality of processor datapaths during processing an array of data items. The instruction includes a count field that specifies the number of remaining parallel loop passes to process the array and a count field that specifies the number of serial loop passes to process the array. Different instructions can be used to handle different allocations of passes to parallel datapaths. The instruction also uses information about the total number of datapaths.

AI hardwareG06F 9/3455G06F 9/325G06F 9/345G06F 9/3885G06F 15/8007

AI classification

AI hardware1.00
Planning0.02
Vision0.01
Knowledge representation0.01
Machine learning0.00
Natural language0.00
Evolutionary computation0.00
Speech0.00

Ownership

CHIPWRIGHTS DESIGN, INC.

assignment · 120880017

ADG ACQUISITION CORP.

assignment · 169760533

Assignors

REDFORD, JOHN

On an employer assignment, the assignors are typically the inventors.

© 2026 NYSGPT2525 LLC