Patent №
US 6,909,306
Granted
2005-06-21
Filed 2002
Owner
—
Lab
—
AI components
1
hardware
Assignment
None on record
Dataset
AIPD
2023_r1 edition
Application
10246094
The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards.
AI classification
AI hardware0.81
Machine learning0.00
Vision0.00
Natural language0.00
Evolutionary computation0.00
Speech0.00
Planning0.00
Knowledge representation0.00