SYSTEM AND METHOD FOR SUPPORTING ACCESS TO MULTIPLE I/O HUB NODES IN A HOST BRIDGE

Patent №

US 6,920,519

Granted

2005-07-19

Filed 2000

Owner

INTERNATIONAL BUSINESS MACHINES CORPORATION

Lab

IBM Research

AI components

hardware

Assignment

Recorded

Dataset

AIPD

2023_r1 edition

Application

09569059

View graph

Dynamic routing of data to multiple processor complexes. PCI address space is subdivided among a plurality of processor complexes. Translation table entries at each processor complex determine which processor complex is to receive a DMA transfer, thereby enabling routing of DMA data to one I/O hub node while accessing translation table entries at another I/O hub node. Further, interrupt requests may be dynamically routed to multiple processor complexes.

AI hardwareG06F 13/404G06F 12/0284G06F 12/1027G06F 2212/682

Google Patents

AI classification

AI hardware0.69

Machine learning0.03

Natural language0.01

Planning0.00

Knowledge representation0.00

Evolutionary computation0.00

Vision0.00

Speech0.00

Ownership

INTERNATIONAL BUSINESS MACHINES CORPORATION

assignment · 111530943

Assignors

BEUKEMA, BRUCE LEROY, BRONSON, TIMOTHY CARL, FUHS, RONALD EDWARD, GILDA, GLENN DAVID, BYBELL, ANTHONY J., JACKOWSKI, STEFAN PETER, VERDOORN, WILLIAM GARRETT, JR., WILLIAMS, PHILLIP G.

On an employer assignment, the assignors are typically the inventors.

From the same owner

METRIC LEARNING PREDICTION OF SIMULATION PARAMETERSUS 12,691,869 · 2026 DETERMINATION AND ALLEVIATION OF ROOT CAUSES FOR EMISSION OF POLLUTANTS FROM VEHICLESUS 12,693,686 · 2026 TRAINING AND USING A SENTIMENT MACHINE LEARNING MODULE TO RECEIVE AS INPUT HAPTIC METRIC VALUES TO DETERMINE A SENTIMENT SCORE FOR TEXT TO PROVIDE TO AN INTERACTIVE PROGRAMUS 12,693,779 · 2026 DOMAIN-SPECIFICITY PREDICTION FOR NATURAL LANGUAGE PROCESSINGUS 12,694,208 · 2026 USER INTERFACE AUTOMATION USING NATURAL LANGUAGEUS 12,694,222 · 2026 NATURAL LANGUAGE DATA GENERATION USING AUTOMATED KNOWLEDGE DISTILLATION TECHNIQUESUS 12,694,236 · 2026 NEURAL NETWORK SYSTEMS FOR ABSTRACT REASONINGUS 12,694,281 · 2026 ACCELERATING INFERENCE OF NEURAL NETWORK MODELS VIA DYNAMIC EARLY EXITSUS 12,694,283 · 2026

Cites (11)

FAULT ISOLATION FOR COMMUNICATION NETWORKS FOR ISOLATING THE SOURCE OF FAULTS COMPRISING ATTACKS, FAILURES, AND OTHER NETWORK PROPAGATING ERRORSUS 6,442,694 · 2002 FLEXIBLE ARCHITECTURE FOR AN EMBEDDED INTERRUPT CONTROLLERUS 6,401,154 · 2002 POINT-TO-POINT INTERRUPT MESSAGING WITHIN A MULTIPROCESSING COMPUTER SYSTEMUS 6,295,573 · 2001 DIRECTORY-BASED COHERENCY SYSTEM FOR MAINTAINING COHERENCY IN A DUAL-PORTED MEMORY SYSTEMUS 6,078,997 · 2000 SMP CLUSTERS WITH REMOTE RESOURCE MANAGERS FOR DISTRIBUTING WORK TO OTHER CLUSTERS WHILE REDUCING BUS TRAFFIC TO A MINIMUMUS 6,038,651 · 2000 METHODS AND APPARATUS FOR LOCKING FILES WITHIN A CLUSTERED STORAGE ENVIRONMENTUS 5,933,824 · 1999 USE OF DEFERRED BUS ACCESS FOR ADDRESS TRANSLATION IN A SHARED MEMORY CLUSTERED COMPUTER SYSTEMUS 5,682,512 · 1997 MULTIPROCESSOR SYSTEM FOR LOCALLY MANAGING ADDRESS TRANSLATION TABLEUS 5,649,141 · 1997 MICROPROCESSOR POINT-TO-POINT COMMUNICATIONUS 5,634,043 · 1997 METHOD FOR REDUCING TRANSLATION LOOK ASIDE BUFFER PURGES IN A MULTI- TASKING SYSTEMUS 5,428,757 · 1995 Patent US 5,668,968US 5,668,968

Cited by (9)

TRACKING STATISTICS CORRESPONDING TO DATA ACCESS IN A COMPUTER SYSTEMUS 9,588,917 · 2017 INCREASING INPUT OUTPUT HUBS IN CONSTRAINED LINK BASED MULTI-PROCESSOR SYSTEMSUS 8,782,318 · 2014 PROCESSOR CLUSTER ARCHITECTURE AND ASSOCIATED PARALLEL PROCESSING METHODSUS 8,489,857 · 2013 PROCESSOR CLUSTER ARCHITECTURE AND ASSOCIATED PARALLEL PROCESSING METHODSUS 7,840,778 · 2010 METHODS AND APPARATUS FOR TRANSLATING MESSAGES IN A COMPUTING SYSTEM

Related research

Design of High Performance Dynamic DMA Based on Multidimensional Nesting TechnologySemantic Scholar IP Over SONET/SDH Link-Layer Processing with MultiprocessorSemantic Scholar MultiPath Memory Access: Breaking Host-GPU Bandwidth Bottlenecks in LLM ServicesarXiv Understanding Data Movement in Tightly Coupled Heterogeneous Systems: A Case Study with the Grace Hopper SuperchipOpenAlex Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing UnitsOpenAlex

Full text

Google Patents