Patent №
US 6,924,664
Granted
2005-08-02
Filed 2003
Owner
KILOPASS TECHNOLOGIES, INC.
+1 more
Lab
—
AI components
1
hardware
Assignment
Recorded
Dataset
AIPD
2023_r1 edition
Application
10642370
A field programmable gate array (FPGA) having hierarchical interconnect structure is disclosed. The FPGA includes logic heads that have signals routed therebetween by the interconnect structure. Each logic head includes a plurality of cascadable logic blocks that can perform combinatorial logic. The logic head can further be fractured into two independent logical units.
AI classification
AI hardware0.99
Vision0.00
Natural language0.00
Machine learning0.00
Knowledge representation0.00
Evolutionary computation0.00
Planning0.00
Speech0.00
Ownership
KILOPASS TECHNOLOGIES, INC.
assignment · 144100023
LATTICE SEMICONDUCTOR CORPORATION
assignment · 351010559
Assignors
WANG, MAN, WANG, MAN
On an employer assignment, the assignors are typically the inventors.
From the same owner
Gate Oxide Breakdown in OTP Memory Cells for Physical Unclonable Function (PUF) SecurityUS 10,623,192 · 2020Thyristor Volatile Random Access Memory and Methods of ManufactureUS 10,332,886 · 2019VERTICAL THYRISTOR MEMORY WITH MINORITY CARRIER LIFETIME REDUCTIONUS 10,256,241 · 2019OTP Cell with Improved ProgrammabilityUS 10,163,520 · 2018Methods of Reading and Writing Data in a Thyristor Random Access MemoryUS 10,020,043 · 2018METHODS AND SYSTEMS FOR REDUCING ELECTRICAL DISTURB EFFECTS BETWEEN THYRISTOR MEMORY CELLS USING HETEROSTRUCTURED CATHODESUS 9,899,390 · 2018MEMORY ARRAY HAVING SEGMENTED ROW ADDRESSED PAGE REGISTERSUS 9,653,151 · 2017Reduced Power Read Sensing for One-Time Programmable MemoriesUS 9,548,131 · 2017